logo logo
Internal Docs @ E3 Computing Group
Through-Silicon-Via (TSV)
  • 🏠 Home
    • 🌐 About this website
    • πŸ”° Guidance for new student (AY 2026)
    • πŸ”° Checklist for new student orientation meeting
      • New member: Week 1/2
      • New member: HW Week 3/4/5
      • New member: SW Week 3/4/5
      • πŸ–₯️ Devices
      • Printer/Scanner
      • Updating this website
      • Research Paper Writing 1
      • Guidelines
      • Paper Preparation
      • What to submit (journal)
      • What to submit (conference)
      • Suggested List
      • After Review
      • After Acceptance
      • Slides preparation
      • Preparation
      • After the presentation
  • πŸ‘¨β€πŸ« Invited Talks
    • Meeting Schedule
    • Group Meeting
    • 1-on-1 Meeting
    • ASL: RPR/RPS
    • Master: Research Plan/Progress Seminar
    • PhD: Research Progress Seminar
    • List of tutorials
        • Intro
        • Combinational Logic
        • Sequential Logic
        • Reset and Clock
        • Naming
        • RTL template
        • Testbench template
          • Asic-world
          • Stitt-hub
          • RTL-Training Repo
        • Introduction
        • Clone the project
        • Source the env variables
        • Write your Verilog code
        • Open Modelsim
        • Use command line
        • Code Coverage
        • Write a script
        • Learn More!
          • Getting started
          • Writing Verilog
          • RTL Simulation
          • Synthesis (Synopsys DC)
          • Place and Route
          • Mini Ex
          • Getting started
          • Explore the library
          • Post-synthesis simulation
          • Post-synthesis simulation with timing
          • Post-place-and-route sim
          • Macro
          • Through-Silicon-Via (TSV)
          • OpenRAM
          • Power estimation
          • Clock-gating
          • Temperature simulation
          • Getting started
          • Simulation
          • SNN Simulation
          • Synthesis
          • Post-synthesis Simulation
          • Place and Route
          • Power estimation
        • Sample projects
          • 0. Installation
          • 1. Create a project
          • 2. Run the project on FPGA
          • 3. Understand the reports
          • 1. Create a project
          • 2. Port to SDK
          • 3. Run the program in the FPGA
          • Introduction + Materials
          • General Instruction
          • Lab-1
          • Lab-2
          • Lab-3
          • Lab-4
          • Lab-5
            • SNN on Basys 3
            • SNN on Arty 7
            • LIF neuron on MicroZed
      • Getting started
        • Getting started
        • Installation
        • Dataset
        • Notable techniques and Recommendation
      • Artificial Neural Network
        • Introduction
        • Neurons
          • Neuron
          • Izhikevich
          • Official tutorial
          • STDP learning
          • 1.1 Time-step
          • 1.2 Using neuron
          • 1.3 Input size and net reset
          • 3.1 Revisit LIF neuron
          • 3.2 Revisit LIF neuron part 2
          • 3.3 Design your neuron
      • Intro
      • SSH
      • SAMBA
      • SFTP
      • Installing Python
      • Installing Pytorch
      • Github
      • X11 Forwarding
      • Login without entering password
      • Getting started
        • 0-1 Knapsack
        • 0-1 Knapsack
        • MOO minicourse
      • Introduction
      • Write a simple Makefile
      • Execute Makefile
      • Learn more about Makefile
      • Intro
      • Basic
      • Advanced
      • Branch
      • Intro
      • Basic
      • Advanced
  • ♾️ Member
    • Faculty Advisor
    • Graduate
      • SUBBAIAH RAVI Hariprakash
      • SHIOTA Rui
      • HANYU Yuga
      • SHARMA Atharv
    • Undergraduate
      • GANESH Satvik
      • TAKIMOTO Hayato
      • SASAKI Yuga
      • SAITOU Kotaro
      • SAKAKURA Shunnosuke
      • SEKINE Haruka
      • KOMATSUZAKI Aruki
    • Exchange Student
      • AY2024
    • Alumni
      • AY2025
      • AY2024
        • SHIOTA Rui
        • KOBAYASHI Ryoji
        • HANYU Yuga
      • AY2023
        • NGUYEN Ngo Doanh
    • πŸ”’ Password Protected
    • πŸ–₯️ Devices
    • πŸ“š Books
    • 🌐 Website
    • πŸ–₯ Server: how-to
    • βš—οΈ Materials
      • 🎴 Posters
      • πŸ› Slides
      • πŸŽ“ Theses
      • ©️ Patents
      • 🦾 Research Assistance
      • πŸ—“οΈ Room reservation
      • ✈️ Travel
      • πŸ’° Funding for Travel
      • πŸ’΅ Journal APC
  • πŸ–ΌοΈ Moments
      • March 2026
      • December 2025
      • August 2025
      • March 2025
      • December 2024
      • October 2024
      • June 2024
      • March 2024
      • December 2023
      • June 2023
      • June 2022
      • April 2022
      • Competition
      • Conference
      • Exhibition
      • Graduation
      • Interview
      • Lecture
      • Master
      • News
      • Travel
      • Undergraduate
  • 🎟️ Events
    • Awards
      • All Contests
      • IEEE CAS Society Design Contest
      • LSI Contest
  • πŸ›‚ Join Us
    • For undergraduate students
    • For postgraduate candidates
    • Scholarships
    • TA/RA/Part-time Positions
    • How to write a research plan
    • How we work
    • What you learn
    • GT themes (for B2 students)
      • AY2025
      • AY2024
      • AY2023
      • AY2022
    • Alumni Voices
    • πŸ“ The Thinking Circuit
    • 🚧 Project
      • Torch2HW
      • πŸŽ“ Available GT Topics (2024)
    • 🌐 Useful link
    • ↗️ Github
    • ▢️ YouTube
  • πŸ“© Contact
duy11x5U6AEdo70lGDZqMQ==;xzdDgaTvmBk71vPBhBTBwA==

γŠ™οΈ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.

Copyright Β© 2016 - klab. All rights reserved unless otherwise stated. This website is built using MkDocs, with content updates automated via Cron and GitHub Actions.