E3Computing's Docs

Write a script

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script Write a script
    Table of contents
    
    Run with scripts
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Run with scripts

nmmmzOG0OjMTqrMmuYwLJQ==;brW3UeFKRE3NTr9GyswjG5O2+yCk3LR1fQsIB4H9US9ai1/mqJdKABZtNKtKvUW0hY7BKAYzsW85voKUA7XUSbWa/wyf4DVnGJGIfFVnJAI5A5nEIIpVPz2qFvU3lanGXSMDnu08HrBp+FwRhTl8BO0l9W7GFCVtODm+avZaOaWU3hoUWiBY47kStbn0LxWdQFThdbhnM4s2FIDD/OmsV+ih5ViJ2fVMGwdk6n6QIZAyk0uEDfKKtA0NTD3knhYB9Gha0YKWVg9TQI+pzSVRQYjX3AjIwIGazKYvo3aoEIqffB5vy4vyIc84g/7hJj0RocK/4dG1xfQRhUpTE8o14XrH2KvPRhKILpwxlVwLFjRaIVjY4d9xeQNGnvoFnnZj+jAl0Rer6Tv5lQTS13vvh9SND+XoNHY3zEi+gCBun1adV6W5Js28y05Iet5kRnL4hCSUFox4mWyZE5rTqnMmFKjGdZYDg95TJEfv86KgCAxikQLCGSrzPLWCNjeaZGE+K7IO8ABgi0R32KP/FQju8GNrGVidMmjs1jH22zniYvznzecqzRVjkKmuvwUHxbJuONQg5U3YApppZJXLkjStBRYoTE+hbKstTQJctEfAAbqT5GVZlfJkYuE0/AuM7sg2AQ1qR3Cif7RCrGkJoX8IBQGmOprdhmb7rOUECd2wUXq9/4M7tn7Xb9QF2xLc1dIVY+c3VR9Zu5iVqrSDc4fVYdiEhDMWocN5J7IBvDaMuSHobzdLjv9jjf8QqLHulKUS9PIFqCI2UwqoO4CBgqED8GJ7Ny2fS09g/Vl3u+Im4/xAt8vccwigQ83WZQHbVrgNzgayoWpllaGgHPWhZMtdsqr7q0CmCJ9ZG6QFfJYWpbXelQ7QIPEs61sddAxk+je+La+Rv/soXbIO1O6sKwlSHLcB3fAABjuz3CC9CC6ly8z3emsIM1IUcd6M+x2RP6TS9bvSdRBIjJU3fppJkFL2u4Asv7BbClA6NCQIfprHOjuReoyI84goz9TnW6/e8ZLKX6ThXorPW4kQ7fiAtEMczO2d7AyVGYyb9rp8DUJhDZpsspzq7LBe4iKc0iHwzMQzIDKou5yEQrTL8g+fhG7dLEzUAjkiCg6hf6zpq7YpDK9fGMKMUbhfZIiGA1g0rlFUhJE9J5ap7MkDjGOGYSA4dg==

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.