E3Computing's Docs

🔒 Password Protected

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected 🔒 Password Protected
  Table of contents
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Passwords
iThentication check for Plagiarism
Accounting system

🏠 Docs
🎗️ Management

P+u5o97g4tChr0d5S7b0VA==;tjK4f3cHTAVZepSLDUx5LfGGx9FI3GEfW/2gtOvMny4Fa1o8JELGzKeNYeIBZ7/W5QdtsYYKfVXcdJ/rW3xuxIuq/Gjeg/8nbj5Ta0vqZ2G70V/RpvR+RGfPkC0MzsC5e2zl9NgGNQDs2jbp97o5vTHQTEoTXmWZzsOcwe5A86G2oA9iWX19ECPvmA2U0+33OL8EJ4f6C4L9PC0S2LGlFcKPADAmXnbjT/plJBhNYgIWynT3gp0A8T/2c2Yq77V+JY5VOP5fef7r4c+oniNBDIvSnOMzSjENzBaIhEpJVtzBX9akHS2PSRwOuGaW1kTwE/6X990aFmE6TRRaps/6k7Kvp6ecPHP6BxqrFzgQthASlB39g8zphwIaaob2kXFoWe7KxgYcNEC++j8hljB2T0PwJ9lRVLX5g4TZV2tagN4t69yEfPgYauYFwCq1kd56nL9uqv2PjcEGwAZf8MZOUxJ9oMMf6EfDtIlzqNZp5+3HKrOiP412ZeDWMjDhST6xkghECMQjlNY+4JbEs+ihKdrXOnPjDBqx0S1qZEJRE9Zh0m5joLdX1wF1Cy+zs29cJ12jiMN+jSRP0mV9E/35x2J0HryGpbwtyQWqSJJpGbmVjIwyY2yJOWe+CI34DLTG7Ez9Q2q+51Oy3+tFhEMbY34/UNSjoe2kszBNHupaUgbPIOKPQb7qCN97BFT9I6SspthuF9uEhADwKA/tbRUY5wWUbnb7Cp53tgZ8voVDsFE8KZOjdzPd01NNiOowbMy0QcwT1GdhxP9kunJIDbDjyy/VsKFjPsCJgSYs1x3nfqAZFILdGMxwW/0QF9jRtz8srr2qb4tOOKubGx9r2UUTSnx3gSufYS9vpzQ9hP327TyCRx9ttZ+BOVriMiuWVxf9v/Crf22evvrd6SHxnMLx18C1a6km08bZ5HC+saklXqKTtjtSLzi3UNhb3xQOUeU2iXSTAz7m1zKTagHm3/raRYt82+rE7NHVHmTHJwsQN6RChKwc5oCm05ZSLOMP/jidYGRanOp6D0usCe5Muq0s8lNaz+RSyqLXm/rr8aHldlewhJQCcpVMhtmQCoi0aYOFu6K4P1jn4WHyC+0O5tviFDcUh59yaDAY4MYTa47mYUTTnRRVcbHxsbn7PZUd3RnTSimggIQWu2iC1OsfCi+5azWYPoWIpynLa0hqgQWCxhJT+p3tD0F8xwMvdRHquWvkvX//0dYRThNX7JbpolwlcgrquF0wgma9K0dtXvTz/e5+xgTLXgf1fvTGoY3AfKntjqqHEt1wAInzGTJEcGcjNOYmDwmzKnZKEWvNYinjWNWFw2B56oFSd5o+oy/B3IsHZZtdDzVJkQ2SPKlTlJcTM/cnXSp5mjmkZWp3TNIxvm6moSWWJJGQaestI3eON/ES5kj+42WQyaPsKOt8utLbHAtEWaLhHf6t1wnAiGYC+yPYjMRGhqmS6E7f7lgKYRFmw+N55K5aaDX4+KckzhCAkFDwIEfyzHmPOk/03s/bjd4Z7sTcydJ6Lk3n6O3DTjTR+IAfXvqR+nDptHjB0pg4C4+1VoWVPGZ3HcsP63ounbOk1foKKEYBM6SUcYrPw6enphSxJd156TzavU9bkw3t2bafXgaUQtEu8vkmD5l9mtWSVhvUQnBdPUX8ZpK3woOi+6Zp2o41VaFyVn1tqNBGeh+H337hr0lNBnpLUPRaOms=

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.