E3Computing's Docs

Printer/Scanner

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
  - 🖥️ Devices
  - Printer/Scanner Printer/Scanner
    Table of contents
    
    ASL printer
    
    klab-printer2
    
    Paper/cartridge
  - Updating this website
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

ASL printer
klab-printer2
Paper/cartridge

🏠 Docs
ℹ️ Information
🔬 Server/Page Info

ErRuSBiNgXG8C1RJeiSE7g==;+9PpYkNFTG/imyM47ewKPapottsud9D7687Am+ibKpIIJv0SeLYvI8/VVKaA8dUSV1HtcZbNfwxgvJ4CX86o9mvLWDovk5dsk2Z2sE3aNeDv0qZskt/vuI5P4UCjnT+HThAfIMzuw602Hkm+wbOw6JSJN9pT15X2j+LNc8M1cWOaRaIbSyccDvIg/nh2yvQGx0v08PhDJT8CCvVmY3HF4jN5B8o4yNg9x7gLq+bu6N75/jLjABF+wi9YecxKv1PJqoGGHDrrF0DFgBgsa0oZlia4HFS7MpYQpDCgH2ROZwTeVuATkKloLCuQfLGAz/3W5Sm8rXAvoiPyf0MMRtcY3ICMv9P+mdYeIw0PguHyayBfA7BX1+MWMQ2lge3H9HSy7tUpQRbP6GQgHLVSCmTLV0iV2qyGuXMLgzXkj48hzKXlSMOUN7KAO0lolF2z+9j8KXTQVCt54UIn0LAv1TdJWzD+AJOfUnFHxIjKLRjJ6qQAhDih0wqK5oSMXWf1RZbZZKWleAMJEW2obyvuDo+UTXj6BFaEevURgLGYu155H6AfO9EGv/+09sgTU5O4Bo5JqmEvOOhrCBRZ2zQ1XPh+R2dFhsuIGnnPJexALaz4228wd/za5ootfZi4Q89hY9MjQU+dZVoLXZKyjIK0bYeoklF/Nwfjz8yUUD0v1xqUrgJzt3Y25hW1mr1dwENce374LWB+BPPFrMfBisxcopylBEAkXbprYKRpbJH293fo7KuKy56HTkKl5fPP/wMcG6G6h3/eNR+XDZIGnpRN6Km1/HRC5Pnsp4z+2VMTvR4d6M/EuIyjIB07CXODb5E2K2fSRB5uQoDnw7FGsMIlak7gAzP8siT0d4P5q6d0j0VWqMoCLKTTMAdFyRS6JOzlS0zYlPAadI0D0MMXGCq3fGU0ipsvqHHoJGqjBHAh+Syo/CA=

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.