E3Computing's Docs

💰 Funding for Travel

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
  - 🦾 Research Assistance
  - 🗓️ Room reservation
  - ✈️ Travel
  - 💰 Funding for Travel 💰 Funding for Travel
    Table of contents
    
    Forms for travel fund
    
    Subsidies
    
    Forms
  - 💵 Journal APC
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Forms for travel fund
- Subsidies
- Forms

🏠 Docs
🎗️ Management
🈸 University Docs

Qr1V//n3p2uRI9Vy3V9Kqg==;KpXvE35EsQD1Qi5iLW5X8lzcrdqWpdRmD7QznVWatcaYYcFGh2CsjDjjQcG8NOLnBq1hrDYrzEnRApJVIJBJubOsBI+WWwo6eEMdxqRytCHMRjM3mwtp739gEgsY61AhbpCN4BQ47Ni15s18fAfGe+ol+tsTAf3CgoiUXY2NVENYQFZdy0FLK/HKfS/2Jqoy7mjvfKQAex/G1NCZ6udnBxmJn24Ev8xMwujxpnQhdEkvxMchftHaTJ17e+NTsWIBcgBYQ6oNLYu3iFOUXG3fdMEJK9XnCyaE4Vtkohf1TZsj/GkkeRO5uJozxKIy7c52QGvkXoPW2ZF5pPSqPR/BPaYtjTmqku0OQ0LMuHpVLsiSVzyvenNw87p1mAiN//w6Mn8iGtlVliTc3/SIaOXmd/So672g8gV3kKUbUxRdVJkjNTn8FjVoHo4CHDhZw5N4njs+ETJoQy33w+HCOUQ7UXoeYGdtBcUiJHg258p2Cp8sdImaGT6BjPZSfQ7q8dQ0TNETkXdkwEf9DBIpe6MY+q7EknPWgHdLp2BbyL8NMZz+eB9RMP0lbIs7bytx1tV90ZWnAHZaaJA2he5O5qgGeI2A/3YPaW/G7TFtKYMu0p8vDBxpyWrGNceodKidOrMJPZBZuN7u3wkdB50aOpmmqCns/xCAHCzo8BH89v9oQuUER7ZoSNjzym/Pq5+SCcedJERIrHfHNkES/b/reTFsf66hXd2PQPXZTk1ghAGY7hMfsq7qjOp+sZ2hkfOaRTWalFtWu+DwJhMKXi6g9sJlx39WNI/V/jb2sk85HLydKp4xPZVNE17vE5tt6tBirlzap9wQnHfSsWqx77NhFArxW0XvDnqfRufm8ykEqeLdd/po03g2TDQIQwfb88YZEBBN9+O3JOZh+Ssh0KlV/00QWM6/luXccANjdTriTZT62gpKIk89h8M/43YJauSkg97zQsvlsrDnDuJaVqYTUfDjotA91VDz78RDGvzvxIyb1CU0AzREMkoFaDLjoi7+MJ/7CHrZwbLcLwWw1UeB/E5JX8nbU5hj6WPdykqgYCbyJ/pw20qPnK3+6W42IT0krh1Jc9gngd1zMWzoFgNJzhfTA8HvSganQaD2+vh/SpTRRaatZcMAqYkbnfl0lE7NfAqQ5kTlLejejfclFbIsjwik29W+9SdBLweQCndyfSDrBGeO/LAzcul3pmxreVpPZQNmTdNkiM8VftsI4BmW3NALWZ0a6dfFTdvYgKMtUimbpWSHslHht4cp4vb8FUuHCAESPGtNzFqIVFxzhgL52ceHNCJaFaDeDtgil0uY4m8/lIinZy/VtID3F41RhxjY/tW0ace2m05WdOuXDmQO67r/2d5dQJy8lRt/B/1Lzkvcvrzfffneon4UkErBLTxPLnZsNx//kwqrMER+wElrrGRA8dBB4X/7/pQDPRoGhTs3lswbw1lR6+KuuU2aeG8mec8L+BcbwVHfsrMrQAETIQltQNkjrrUAIM6gG9MoBoeAig/4cIqSifFt458p6EZOZROVF8+Q6mmiVGGkJBTrI9t6bZDpdHVV2WGeJxT9jCD/JtpMC9+Gf3Ynt1IokSyiZYcK

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.