E3Computing's Docs

💰 Funding for Travel

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
  - 🦾 Research Assistance
  - 🗓️ Room reservation
  - ✈️ Travel
  - 💰 Funding for Travel 💰 Funding for Travel
    Table of contents
    
    Forms for travel fund
    
    Subsidies
    
    Forms
  - 💵 Journal APC
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Forms for travel fund
- Subsidies
- Forms

🏠 Docs
🎗️ Management
🈸 University Docs

vWmMnGXyKUXI3A7i/nwyeQ==;N8TWKmrWBQxSY3WJl4c9IvMmibk6zKpSOvj4IoAxncJcdmQUp+rvkKEvdYIHlVdwvIx696SgCvO6jrk01GSe74Or5V/j8XYVLhzjF2Hh6obHw9Sh72AW2TEzbYV57OOQ0gFUHXFhHUjBR4Cq3QK9lQ0kldUmJLMi2zGh0bjwFRyOG7gPWnesxvzm5gV2/rjhnWj8EHCWq5SRq8ODTQjxbYbmic2ncO3RTQtigv0SCwrReDzYYqjJlA3WfhFW57Q+fXpjKeXDJ36oACp+IzlxzqCRwBUYZzarkvWiIDroK28Vt+UEKcLYsXkA5H+GLx5k2V65UZ4cmYXYGvUZa9kmg4kq/rzgep9ADPNRm+t1kH7ZaXT4jU+LJAMuVU7A1SleJ83WUj6xmAmF2t3nm/IRMSsTPPdWv80EZllpDEwau354fhxdcPC1U27KozRUXZR1WC2zbdUYrx4HRsZQp2VXF0JeMyaOFgzbjjduinpEXkAbszGdWz0rTul/DiMW/18uz50D7AWBcfNxkpCIbXjXlidcm/AQQzi8U1jUpFQINionEz03dOoNgReMpENPTWkyahIswyT0NjiOIZXOtLcTHwNUuwarVIAW4YPfbmBt4283KzRcpYDROgGYuy7OWre0CIgy3m5a+PutiZKqM3pnO6BZCrdK0O1cUrWDLYJq3XQkEu+dFQ3gtQ80zrdXi0Wq/wj88afkJ2Dq36AU4/FdqdtKa1OM3QoVyVArkOUgzT+YtmavPo1Os83xiQ+KsTAUSg+aoCYpMzPfwAv+MSt1iF22xkhdoyxNIUf6rO8P7zm1j9tKfRYyUqOzrIh2iuhLGhpIBCpav2ySgUM4SCC/spP9iMiwTCMau3XTac3ay5e2yibMxExQLU75l/jdyIgK/7cZ0N9KW4OQaIzZLgSlVoGlMixZIaRFjOcBu2zCweteEs/Doxwf2wtuKpirXwz7JWnv5xtb8vaX7Xyat6fTQH91r1GNWmk0cYcTpQLLZZIgO75fWpzej3+60GC+BHEbyarjPmu1/MKqB8Q+XpQsiqEUxCFPHppc9J4cxeenq/69BzwKI97XwTt1txQw8LFmmK4Zf42pKMV0gJPNdw3u1DBpC0/YDxEYB1WdnYJq4cuw7X0/fPVAaq+CN3uWboBCBhnYHBSYLmQm/T5fz9xeOp54Y9s6RK1FXrVtCbRohfDMkveV7gOOkKZV4bMsARQXlBWDN1IZVfpJ8B6rRsEvwhL6W2mcAkkmeouMWX1gT0msk90bqEG3dyQU59vjQjVUZ2b10fJw0FQ89ZpL+bZlGoYwWWl732AX1TvLVp+d9z/YSRTXoK2PoyaIZMwc5tR6gCcar/J2f73WUNfdO43IPoXhYB4fkF2CLNG7k1YOdnfqSAEV5kP0E8jaD7tCu0RUfMc6nb3chbefqXyJYCrcyzM84Ql0EhdZQ3PVzshBKKqYyel6vDhkGM3dlgdTbuC48stcEgA9fDNOSOOWHsoQR0iGDBcperGBIAPZsW7E4DNnC+oGCUOvnk+sC4RumuEwEMAKuaQqxGlevQjcmN6JbuLVoAH6WCbBWUHm9/C+gw4t1WGGrGfhI7fTVEh1pLf4

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.