E3Computing's Docs

💰 Funding for Travel

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
  - 🦾 Research Assistance
  - 🗓️ Room reservation
  - ✈️ Travel
  - 💰 Funding for Travel 💰 Funding for Travel
    Table of contents
    
    Forms for travel fund
    
    Subsidies
    
    Forms
  - 💵 Journal APC
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Forms for travel fund
- Subsidies
- Forms

aFLEruF28ThrTJyzYzq0OA==;tfXoiUeTM98FUBr/PlSj4NIFQpTP2DnCY6PvcRVHbkAnY+4aSFTzdvqMM1m3A93alwUilo8ZHJB20SkFffcNGULMDJ8AQ5bURc/YhkMzo+vsBtlb6CRJPhe9pfw2qjhxESsDWACQWrOt6ZVosyaJJqCIxwxUJG4cfJ1iOjDSmAuNetQxMTemJokOUF7LD3ZCh4sBMqM/EDgvfLDeqGk6x7cOYmyi2dbG/z3VSyPL20XVLRU0trSlFUqvwWTYMizYkXoIZgQlk0+z4RbbrUDfBEbuwg+pOdNUBNdQhplfZ3btn/oxLCuffszmviIVes5Gf0vgfnHMLWFEYw4GCWSVuHkufJkKoJQYlNnc6MIgbWI0mb0lqglcpKlSgDCMcADy5MgPOC5SqdtsdB3TOlvxnnca68MNnCOR2byUp23FfcVYKHtMTxl3zPfRRRy891Gp1SqvBmbs5d0L10y+CwfOQGaGDmT36Cdp8XHlK9u7AEGyrHpTm1JWTKBWdIGd6wp+0R245eEvnc/YvnsxvaY0sWG3Sph4yOXTOFl9naJ6WmN1RERh+Pc/85LgNOBX6GUALa5EuZYgrAzfQp9NNfJPzGXCRydGltBtWG/cALYIQxH3MJreQ3kheO/su+EjBP3Pn45/8VnptUFFYp7i9cuFz04/FoTO3g3qkL6UkPlEShqu2X/KJuh92G79DYXGzSxrOCQBgLsb3bZ8gm6mNRW8LDXmDbRF4Pey3UWw3uji1iKAwofBQT0XAj+tiZxM7hd2iyti/71cj60x4QGxgBJGVp2zTnfiGa4mz7dV8dOfEudLe/GGpOy2OefkEFvDCv2xcZx/sPObgpWOojdHaqTl0qAGZm00DW9LDT9xMF7twIdoGwnAsQ8PgvSunGjmSp0M9LYmrV8rzMup3JyrA6tLl96BFsvLziuY7QDdnXGDDjnVfQVuOubc7slMVCm5Z4XgulTnEMt6hhUxbrNK8m0eJyBbk8raxCNqaHRkSXmoxnX8i26Hilj3QX+cDhFXWJfijUMmaoBf1xzV0Mmj1DEoGzMmTx65ZrK+mrt4TxN2/B+a8WDUGLFxwP1J4m4ZHo4iDehXgh1qwUSJrSlh/DqvDTMZQrgNLNVjAIDRZYnom1WHPrkSCrFIpeVBd0kAhqdf4sMonxS6YtavJCFxq0o/LONf6so5JlFN5aAleQ5hh7TlkZZemHptWjF2JsMPEcptqwo+PZj8E9Tomn4re+AjpM5Ydl0aHmnp6lO1Dt/NvYOzBEKDs1VMSC2k68ygVQV5YfUjewEejWzqyT6eKfAlunDFjaLeW+rSVIz0RGgU8M00bpf7RHdfq9kuwTSw6QullcOh37ODUDAilcC0IS+UEpPnzP/hD/3uFu0WXmxm5tzJe2zcatRLPkiKLOGeINNkNB3qfjYiHc+hiWSzBPTjRQU075cTZvUbMfq5S8psjvouo8YDUkQMruFpU69k+dxuH7u+X+AqcZxAenYYBfGK6fu9F+ivRxJH8yjhb3eC6OBc000tjr/enz3FM6XCS3FnmOMBqsSqIko1Vbdun0DtdO+DjvLb/kwY9kQU3yQzW71phgJmbi46WL+CCpib7HcQ

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.