E3Computing's Docs

Introduction

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

gEABaDF1wV3/2L0/KJsqWw==;ZG0+bfF8tZXUrfLeuDW/p/ehMeYBfaYe28lvtUicttjEwtfmPXoUd+dbDevUb9wfIJ73qv1+wYqBPAXosowLv3XOz9ZWQQUzDY6qsbCkUxwi8pdIwq0piLsdn4iCY7FYXzYSbkT4hgPZdImpJDESSxzGANtVVTr+WfDVjmcTeqoON0f1rFPGecbNhv1RxYupc2ARbbgrO0Ipn/TPXbaNcCx9az3RMNkYS4LSviKKcQ1LjHDw9FvKLS+LU2UVPWA9fVCeox+AJiNdQBfQgLSbyyWYK128w5c0g5fExmQLz5IgkyfNuMTYpkCQO6JkuHnazEyDs3SxNywbaeyVugfJrZXY4YVNQulpstmIs9zviObK5pvh9FAaUVe+Rf1Zv+bxT/5+a61doHd8c8XODJa/U/6q3cLQ0g1xkkqsZeX81qBhpp0159nbdLuCDXoXMDvRWgYdOGc7+/g366NombTt6vf9vqRm11JNxZMOC6u4qF+WeNtpPG7aJOIzYtUdlKZ3wp3eqvSC1/ojjElAEwBQAOzVdVJ6UeHym8nue2lhcOzk3jz8TOFzJkOHiDASzKgALmbBJZz/bBQ48oPR7GpS5UP/wTgPoaTeGcGYCHgH26PPu7f4BlTRG38LJQtOnn1E6zfDs3SHhC0JnIWkhfMQlOkwXRU4q6PDOUX4F8s8XnJ1Xt9ivcQ42qqs5pjWwbtSkKAw/Z0f2qjzQEOVVHyhZOhHTPtGoogxDkr5iinHnQCuqqG7SOpOm40Rp9VdH5huEF9RDgW2FINyu1sCTiqoNDU67QhX6xug3hsewXb0tNmAkZmF5XPoNv7F3SBo4Qe+CtsLv9D5PN2ghdRFBnbzPWLlUen3yji9L3/Qp/nNgRnt1jGUWgyNJAKEHRlM3JiYJavlFIKC0ZqJ66lnCB2YWCfe2z7ZCHzE3e9CoyOIngCcl9CpZC7Rjo6GZcjhiEr7IXK4T856ckttDZBkPyh7XnaClje0xaQRDxbd2jKSZpI+zChvRzlB5Bq6AvAUGqUkrR286RmYm++epipcrAf29ZEmT4gixhvgV1ki7eH8JyK9ZJiGRo8ZcSO/t/TwefNiyskZzIEw/lglfDxXCGE+1k5s/sX/9x8XtdAt4DexaC/rsQ9JyQH6y6Dufipni/4DxmwnDfWD/7sX4u66r/GGPcPXF0kFb6ZgHb+zwGkUyJgYCpISnhP+SDltB3iZJb+5ZwUzTIPdGY1xqxrdWgMTJvtAiJ7NwGGnbDICX/5Nx/e4wrrgixTvBNwEbIM98zWcz354L0676hb13d46afRg98MEU1MbYmhbi1WOgGY/Vb1SIg2K185hxWyRWpaIJzH0Z4pYLMJfmwYwcKhf4bUTP2zJpkDmeBzqEk7DDw4Bu4qYM43tSvhxEfS2cSipi2KTYqoy4rR5qw8ouD0TQH0DBuGD9SxKt6aBJNiJLDXqAmbrSDyB7Vouh2gigG4gO4TDaxs5MxSwhpDxgOdZPjGXSnX4+ZDF/BpIFEXjmUwc7cCqpCswHSA7yY7xNdKtlhNs8eECyEgXweKMiDUhp2CQlKLpSykdmnk8upMZrz5YEZ4UeZIlcUZY3Km1IivA8f4GKgRq+wa+hcArP98W5jH6pf2QLm8fR0DTkuW0hvAOvzPH7WhxeQxE2nAAcsa6aTT7co/0USk9XVdLEjKuzVXNWNu+++oOFfAK7n1LDnSG2XaDP0Eq4RLfgDTK/+jsVDLhtULLEUPceJo3BvB9LN6svw==

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.