E3Computing's Docs

Introduction

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

ZDa73vDIZxEJkUGClDKAzQ==;tyK1MOO/T5Q99/BtpDUwyzwdcwa9ol6qWoF3mIKd7xA4mNg+VnuQ17eFI4c6q6oHHZ9upnHa6CX9N/LtUJvtxsl3DnbDyv+7RjLomswxaVnhM12c59sqo4btUJ4Kg9TmfZXy022DyHcKHdegCygQz3qZ+AgfIt6e+yxmu3vubFdnGYL8DbGfwBfnicwF3EUVD8ZJVlbIVDEI0KfKDyYvdL1U5+25zC6EUx0wQBaYRKX9ccnTaoMFmGdaNUc2uPZczx6Tf9gsGQ69siDPDFzwztdyyqS6r7f7ThSYNZ+CBF27UvYEXnasomHVvfVPgvGeACKYxnOYFV6KySl8T0u+pQGfpQsBMjesaJPPrfi9EjTQ6YVZscranus3kL9jNuX5KQG8E5RTmSTEMzYcq3WN/k+N/e/TI/Z5A48wetvfiT0HH1TGe9VDMQ+rIJN+tiRN14OuOfW84EehiGscafowUuviqxOJ6MJHsMz25PT6S8Fx7dN5eaJR+YgsWytoMv3yejNWSdYsmWQHcEfFv6AQar/jkpW4T52UMvTcWLiyLdjQgc9dLYKaNRzZ1Xg/G8hbMYN4nRXX285E7QlCBnj/93ytNGlUmkfLqMptI2l0Yt981ns8AmYnCXnfZm1XYHill0WTlw5cTZmYI5Ol1Y/NtQFgT9+aH8QwtiI0qfNwmmNgQj9gdyPsQCCLpOV/eYj0UwuO7phzc+qCs5Agn8Mn+d4UdNbdHJqsNcC+gfCmaW65a0dMC5/b6y7cAg0v26aWlT/gYoIWFIMrb3jLzqSXcA9M5AbRNnDOjf+AZY0vwI/NTT5Hd86Wbt/dgstYTAutcfa07c8S1Jw+zQTjWXHjL+oa1a1PZM9CjCdlS0XvfOQCD6zsscY3uTQAfOlYwVJNB2++l1zZtvr53xFuinzyGG6tgEaaI0FsDDearpV0KBZgDWTvsMjS+Q6suKU6cPuSnR6wHn7vcHCA9sEQO73AbpGOHUt6CiiNuod7ExmqXfZQ+JQetKCgWxoXAJoXTeTKgcmgB+UuLy8yEOQGncWWWKRsOkC8SK0+f+lOBc0davRCf5UQ9JEMvkFPRbJE2GqDAh9RjZUoSlOeWl4drhKPfrqgazOotvWBOOmWoQAUWNsk5/GQ8931IMTmtDOQpecFdBW5mvbcTneH7GEhScjGKjlNu/CUJXV8ag15e2bAiDOB58nF9wRPr+4z6zBspbeRrLJ4wDwTGyNtvCRf//Kug/kQq051QtU/qDo3aTjW3K6tvf7pFRFdbz/A/SL7hywHWorFOH3m1QuL3QK7oqOyA3IBTX9PVCew5l4RzU7FJ4pZN6x+cZ6R2VTMgfn1FvOYXgK/hxuprwoJlFDmOsegipiKPuSGRZZX+Q2GfFa2QfQjgbO030c08tI0bArDAs5mXk2fi6k6wZHys0lIQ2BKfaZDOrPkXepE4gbBDBA86gVRmQW/XtbLgjNhsZJJFyVr50dUKxP/yyJXbaSYriaqbewPebo6aF1QacmjNRRY4OXXjlVTmtrb3qufbqE8JqFBTMUUTcQoNNOIOcBmaD8ie14rdZ1kCBALRNX2rdO5pwPxVksPtXf2YXCDbMihedj6B1ctUB9QVoi0ETn8ne+RamHtQhKIMVejRmoPc01nsWGKzDUuM1mD0Q1Yogd58B7kXABSC3p5xD9Fn0fWEOhWWTmFQEDJIuRZHBXRYLu45ed3OVFXudEMXPJmwX+1M6ga5e2Sa2ERsAW3y8N8fn3nNg==

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.