E3Computing's Docs

1. Create a project

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

🏠 Docs
🗂️ Tutorial
🛠 HW Design
FPGA
Simple SoC

2brr/K5NyRVCyO+oqG6dCA==;VfKOeuM8Jn/TboWHLZQgMr7cYCiv4T9XMpWzz1aOj8yoH/oAzvpwVShuc2w0ERT3OHfoV942xVTO/XLS+7fIiYeQrF+ihrr1PDQfkLhgQ8k5NY0rVRG7oynjEBfrVYOSVxcJTg/vHc6PGpsof8ZuK9zJnbLg0U7zENU6SvsxEkBMKRXez5nimglKFolEQPmCEI3tkC1iIg5LDUEZVYDfy7kAwJ+bCBN5MMOscQ6Lxswh1xbaKdGeGXg+Uo40KUtBZB5uMr0eUM2P00h6JFKpO5oLQ4D3zOUJ55r4zcPk88RfwxTsF4zkw0I4R0YL+HJoi8v75hGrE92y+zm6GxVLgIrM9QjRMU2XPrSvd6rxIgvYgTbAlFGud0v6MB7SSsqDtan3qeEA/AxQ1rfEJyjUHG9/iPQzUqycyyAPActku1Eou9n7sa8Ky5hw91XP/KXK2jbdwzkyEm2hV4tsL8guza/IxTWUhWEnlP445XdkKfiVGmLLZzUvXOriSccPNRZIwzmVKxslm8i4KpPulI9M5UBnsp3x2GHPnVm2VeoIGFGSt1Gu0t7Ect0mLebJ6wKLlUSZaWPbv6e49F4QK3aScSYUbrLCf5NiEQJY33noks70p8Y/auea1sMDEs9OrQQT+XRRmp2BroXdypwR7qSwd2uz6JZ2jTlQo+O7+Ls1niq5nmgdtpDgtnXUDq0sFESfeAu/fjyLEnTnuE5rjJmGIobf4F803uVlhzn5YXWggZRW2/3fVXRA5Gfb8XEPIjEciSPxkUKuJ2i4SzhsRi3o51LP2xk84tYqaMQ1oeiqURbUJEo7NjRRDUCUh01a4PnEST3pHKtJ0abe551k1KqOOkiNKXb8mRGYIC29A6V4upfkkmrmI2ZtmrGOys1D5khXjaxBRW1vZFjne41dNL10c6UwDX0X20JyEF+FI+FbeiNDHwbHeu7CHWIlzDzzb5oCBQX0ahNVrCurDBW7cQ/Sp0iUpUAnYskMNKHh1E98oZXBnufX32fRtQ0Y0YQ/HYfoHYcVi34JyWipqnqJyZ1MrbxbxXnIIxfiEXSGFNfa8WxQ15mleWSwUBda9omAg2V8AAKgFueGiC3wiw3x1A43In3ZgPI6cco3YC01RzZr67LKIPxIUN5s6XlzC0RP5kGLqz6qAdkjxFPDO4p1sp0EL5gpFwPtEDMkdi4vxOTk4ckR5do1E+HgVTzf8nNz31HD/e/Y9MrQugzedElv16t4C0pUkzNMA+jHNulbUZbaTVp+SLjExykUEYzFtYGp9CGgRhMl3kfDv7/bXsUlmT/UXQ85Prnf4CTbSS1y7h5ZFx+N6saQ4pzekklmAS0d2xYatNVj0O/dJLdJakoOJLBmsZbQIQYnZj7E15rIxJpj0WYqZReq/kpOUtKzDDeLBF4q5usqAg4zn2LoKf5kWouq8NI4XmSvHJWeC3L2Jwo6EpkDaMMU4GQO5+qlXJ89IND/5zCz9dF7z+92bjjtnKnuDFMCsj7J4Rb3kH9oNdf8g+BYTorYB0NQZN/uT1ViN88di5FY5f9nx/UYbpx/TUyqgUys+twnqv5SEA/poU6Zpqr55OsvK2JqTHVnfFpcyOTix7MJN/paH19b0w6FjUYPSVGkOP74YH9NRR2OeRUEujtcjMACJSsymbXvGet4yfMhlEqM4fwnKTBsC1pusrrpkB+wO1q6O2xzl3FpdycMLHKUluRddYuI6pGB3EFql1SfB15GJf29BW6w9awgp4IXB+Okpg7OK6CUNgY4SfXAZSJPmV0hmNSM8pqbnoAuZJHf6Z9mClqwswbe5eFXeMBagg==

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.