E3Computing's Docs

1. Create a project

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

🏠 Docs
🗂️ Tutorial
🛠 HW Design
FPGA
Simple SoC

hlj5NfMaX+U9xb/DlPBfsg==;aFiibXxA8iaZW/K6Sa9WNlFnMEmpz6Q3Fm+3sL8WHFxUVDijZ5f64b55GMn/vdVPNkgbc7aASiJa68mSkSfL24CTwQACVOpUYDhPHlWT7/j1ES5hA1u1Sh3BaSO2jcNKL04CAfccKntw5rHwFvHX5qCjOAjMU9MNSxC9UI1oRqo741i1DhAuZ2/KVX/lTJP9KfbacBEUiV2E4i/Lc9LtM4QJEQAoVVLJcxXDnD36qM5ZHZcGTrbUVuovaaRz3Y2km9s49MZ8EwhubW3Fnzh5J0D1R9k8MUOv/YVLeUIpTCBoxTRnxehM17AMG+Uo/9eorUj6VA6NQXLEtQiSU28vc6p5UvR2r8YKcvzt/sDb+0b6gCy3ilZdjm8Mgxgjz/PzY8p1TgLZW0iel7UWopMEsjnoAm39+lIZ77lF70orl1EDk7ELsNEOfFF0Mygd2krg4eCQmd+mgyZq/515oU8s27HylNZGNoxTCY1vL622j5bxfEyp27A3pUgW9HDQyEC4ty6uCLGqj0MLe/iH5qKEdkXLE084dxTW4hds6bB2KnDeJOr46sJKk7EI6yufOgZfbB+zP3BcV/RIiOjzEKjY57Dx26EjlacrtmF6DzaqxBqH5vOoQNVzvC5a05f38YzG5Ee6qKNeUoufwus1yjvyw1AI6ky2VP6oeVdyrk90rfa4W9ta2b+yjyTmb/jelx8Sd3zdEYyLKf52NLQOcrYlLqemoTV0T6eTMHFfiqT+vckTCnvTdDWf5CJICoy60z9U6zmbMYHgL9sW47aiFutUM8yBSxn3LCdAGDi86dH+rpxyfdHC2akJa+MZImg7meW/C8ZL5bucpkZ6yEiSap3UPwNAtljlUXZq7/qg0mFkYgiJIhsHcxCjj88QNk5EgEXf0e06QhcBUlsQD7zTrqVYo6OEDU7B7WS0jNplM+a1f6L5Xzm6b8c+6vHiPkwTXXVAIKSNmwrD9UoK0c0dCDzsqp9OSqkfN9Ikw1VlHqC+7HtorTwixcXT4/K2faQv2gRpDUo+UxNm1OxsSFH73RyQv7XoDrL3RAFo+u4xWZp23De1JwavVZfF1LiSfcx2Ux1Z19WLeiTOboHbDRucc28P6TwFoMpA1S1Dp1fCHejW/vxB1Yv85CjbtKf5QkqY2kPimA8p5xfOtnlALSdZg49w8Y17Y+0OODUTAxbSkflxPnxvxnhRH28E4oRbu3tm63M8lZvsKrSTgsTNIFY+xv1r91djIX8QMpMZHgtl8CyMqjTXpsvRtPAJ5lgf2fZ0uRQ6rLFZTOZKfqfsZrysjIFMUo2HnNpOUREyWLrgUGLwfK2AR+9pBEJrhDqBbvZzYLFF87jtus65aRabOuARz0bRkZ4Wzwj9gVLYtbjcdy3G+jQhRX5PLLQZhfd9nQG4CyS/51SKDhwxqZQLPP8TpIl1UCORz7PsuV4nfDkSyIENuVk/z7NaTwfBg0NzHzkqwbh23Ow+fqqgsT68b3rFgWbQIZ7UDbpGdF6hljGss5rBEINHXHQd4R3px9FTcyOjNvmVACdRI7mxFI0zlDUK65qu7Uwd/5+K1aEU+HL0BVS5EHwhwyVa4NEJesGWQDSOMqQ/XxYFL/Fn02q5ce4+EZHgQ58meRuiejKzvhccWhwofgk/9TGScnbG/vOVEWZR2jhRnQaIkRSi+cLoPIHw5ND/jDeWQn/bKaZ/hO+XtjXoYb7lQnqjrrSAtoiEMkIkr5ZBvnnkdpnXWl5POk3eIhcn9axzeTY6bnir+1AbVMzxvCE9b9sGJg6+O+FuH2QM3vzIJhjWSMMQL15ZtC75Usm3ew==

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.