E3Computing's Docs

1. Create a project

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

🏠 Docs
🗂️ Tutorial
🛠 HW Design
FPGA
Simple SoC

nsj7gbVCs5Dqs7wVJDPpLA==;kzHL1CrXykfB9BVadTYN2YVAr3dpbgFqKBcJ5u97IVa8hd322wokN/wTRfgsWM/0M6pfm+MvIZ2T8Ar2Mkpnui32CCDq5vlYqptgy0rcBJo02qQpPWAh+lda7ZGceRbJbiSq8DP/36MqF0I4A8iu7OCmmQY8e9gEZt3jZY60MYVLSqlR8i19mOnCuqzU+ym1/okJYyZBYsV3FioE7a7oc6okksrFEQdnZKLD+a204fzVArXO3q4l16M8amQAOjrg1ytbaXTkyY6N7kRi6rSquY0eFAHHxBiuSlJbOVm4rPiFiEvbRpI5/DjUdNQ34micmp2xFqH4aTyqlfv43K4gzsRjgTfUpA6pMINurek1v+fLLcHZbq0rwW/bT4ARytVyBFewfbjItTAW32QCmnyxoLmLkv0U/bJOQthlgFV7ipehI8dbOcrgnYwMX61Tm9B09fAWlj1lLqIKBwSzCrxXHiDifyoKcgRmuGAXgkCHiyfw/uaoryEWp3fsPQWxPcCIbiKxci5jmxkdft1fdHLSH/7Ip7VkT0qIHHCe+bDnosRwtw7R4KhWmFqvHRoKG/JTxmd20lCYricO3MQhTJAljHJgJyV+Nn29sCpUKVLrP9Uh32CaanWIxRlVWsVDQAsF80JzEGXWG/1XMqRAK7507/HZZ19xq4upweCiFwRdY1cU1oytEoo8pxdxxfIGNGCX06O3f6ZDHaKjU9O1BrSyEuNElCOAA5uYTTOvN6hDY2VtZq+5o1y+wQ3FXdLJRuemxjB3fByuEJOdtL8Fm0U8sKJPiUTOK7YyAXzJHEoqU55gASmVrmlBu/ELK6warCXxX499UCpNQXpNBstZ2izT//tha/ISBcBOCklkyDapOx0zzJt+apvK8hwHfKHdyeTjHEb0BjIrpFn59hsK8c6GtMgSrkdUk0tSpZoLk5yjryl4uz66RSm3j3cX8A2iz4rpee8xctvELTdN5seEUIJNlvkiNyUAzk6cfqZLo0Urv5ol32DPivm8TU0fgoZeMsesYb7H8gBZE0c2IcL4TOmrrfW7KSu7aSY12eIHGfjA2WK1z262gAoRzX7XHjVSefwi1gXuguNwjnZJsv82ONMBu9fPJT2wU5kqs+IFV2SypokfxjtWYDBp/6jTJrrReWbtavAj2twqNfOLxmgRuCeGABJqkP06f8+3P+A7+WXQX8D04+pxlbVLr+4USAwIIaAKphv6Nl88Y8S0psigEVjYeIy1WOjAKq0SWTbjBCdTdTyE/K/nuIosyYQjVXfrx9SstLpoxLMWyZs9RhTYsd5sED/d0TfGMIkaVXIBM2e3I3exSMJWKs1EVqei7fxX8MbSSGdeux9OctnCNYqd3xuXgtaqW82N9xJNB9F5b+MVlfGjoPLwChDDCNji+chbdAK+Onk4TaL36teaeDuiZicweQMMQvd083LLjY3BbrFD+ZL4v0V+C3Fxkt+fXygPWjky5cRjrQSMtlyCBpMFjsP5ryp8SRgyKQJXHx1OpGJCHwactMZ7BEpm1urGIm4XHBr7R7MkUS83wkCzqrOYpOaIlQ09nhWKClrzwwi5Dwm51jmvfH26T8kX5Q6f+ABmdr4w7euKuClcg+mrDAIX9WPWyqgOvZWEwv0n7j4apgwTqtVrjPvSN33u437xIYEK3d0S4i3hx25J6vSgjndnJQR9blc0ODPmesPIbPBfISt8ygS2QgucS7yI6kQOscmb7bHu/iA9FG60dNS777oxf3jiUPZzDXpsl7Oaq2/BEgtAXV2Lp1Fxkm8LaBIC8hd3pE58pqjcBvRrM8cFRM2tHPLywg==

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.