Internal Docs @ E3 Computing Group

🔒 Password Protected

🏠 Home
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
♾️ Member
- Faculty Advisor
  Faculty Advisor
- Graduate
  Graduate
- Undergraduate
  Undergraduate
- Exchange Student
  Exchange Student
  - AY2024
    
    AY2024
- Alumni
  Alumni
  - AY2025
    
    AY2025
  - AY2024
    
    AY2024
    
    SHIOTA Rui
    
    KOBAYASHI Ryoji
    
    HANYU Yuga
  - AY2023
    
    AY2023
    
    NGUYEN Ngo Doanh
🎗️ Management
🎗️ Management
- 🔒 Password Protected 🔒 Password Protected
  Table of contents
- 🖥️ Devices
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
🖼️ Moments
🖼️ Moments
- Archive
  Archive
- Categories
  Categories
  - Competition
  - Conference
  - Exhibition
  - Graduation
  - Interview
  - Lecture
  - Master
  - News
  - Travel
  - Undergraduate
🎟️ Events
🎟️ Events
⚔️ Students' Activities
⚔️ Students' Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🛂 Join Us
🛂 Join Us
- For undergraduate students
- For postgraduate candidates
- Scholarships
- TA/RA/Part-time Positions
- How to write a research plan
- How we work
- What you learn
- GT themes (for B2 students)
  GT themes (for B2 students)
  - AY2025
  - AY2024
  - AY2023
  - AY2022
- Alumni Voices
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
  - Torch2HW
  - 🎓 Available GT Topics (2024)
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Passwords
iThentication check for Plagiarism
Accounting system

lXtw0sp6bStAlnlPrjtpUw==;mPWhMrFkQGU76sGbX2Fl/b0/DI3Dm5ptKWyGCC8yLHhNAi8VLVqyLhUoez4rTfKxephVbfjoosUb+yyYBK7VBV3Gvmq9+va/AWVIIGqrF8hm1TnHuz+JTfpvVqKAFoUd9+iJWd188OKnsPW+0umPHGRu1DuC2gsyb/iRrGmdu2OD2LG/uASU+wwz+7bYafwTRlhu+tmn3kDn4X2mG3uMpkIZCUkrr00MmRfI6BFgDY+EwuvTVCe0ancXOztidi+epE5TLq0jRRBPfHyFVXJDhqqcqivcXi3f9l4QxKJxdKMysN5F2xfQ5bsv/SkoorVTuNohdyGjZVwwNul4Ogp7mNPGxbVae7hakaJ2DjtbqL19MBIHEBIKEbupQ8XrkAY18kqcEc3FgowKUW+jzM4Y6e9WjEzc0MVrjciY0xxIVPbYiVcrlW5nRPLor3uqyekfPH1Um5FwXz/Ygao/2fT7MFH2b1ybqjUlrsK6Ulv+0WlDRZmy6wb08lPxXegl+/uFcgWo0OKNtf2XnpE+iRTRISAzSaW0sNLC5jKSMFWyBgde0sdpFjgvIjmpWRiu5i6BLbVO8UppN5qcNtyZos+Khu4s42D9y386x9DvTcywqDVuV0dYaNOKkKVyd/oU51mlZd02o8/YZHFM67JwtHLnApuT5rbP7Ns5HLJ7krPtBOL5oCcx0HY1ypLcj8Gp9egup7AsGfl2Yi1zQab976llf2w0Br9NxaI0w1TLELKrHrX5GuBU+RdYIsvfUttIbQMLR/psOYhtOZvsvDJKieL7b9d4sPCWB1ROLobbYRv8SILGHayAVZKP2xfhU7MD2xwJYzdUWmbdxSDcVdb3HQkF4HfnKiBUqndej4UFZcXPWsi9dwK6TBDl2UygjuSf9wk6GCBO5GVVZdBbXawX1ovt+XKEc8wqTqjM1vOBbomRXZ4JCv+pHd5YS62Xc+P8zoMLwdNfT081Eeyd0yeAbaLOKhzdfAb/taRdN/xTkI0wxRw/rUZdR+Sz2Z34fk9xCTHONqxxkZ4ceS6dpdq7rH4wb3Gmv1AglVpyGMiE5qFHbSuG92K3VlTIMZjgC/OwxkgiOmSH+nIS/SgnC23czy4tvmaeBp3b0TEx/FrW5bVfgoGbJ75HgkODdmKxP6iSBHtND2gmGnLzI/TKXHGcE1h7rU6MF/nJT3HiAU/UhmNuSah4NX4xoDyBt6Xou8wfOnyWBZctGqBPFLx180JEfvWKFOU9SYdDNdVh/jT0XF26k4S7yn9bgG4/a8KmQmgd4Jn8DL3U7ptk6BTuia4ZqrDBw9dhXvn75sc99I9MpoS+LA7XC19zmYHWwNTCAxSZQqjoqFzKlknucO2fI2FPWft4Wko9SbP1C69uMLmRikNPRG4we70LGnvHA2t9i7iNOlVZCo2DGQG5K0znTi7HngzxKPYfyLk1vi4vur6fOuIVNOC1/5tZZDErgG9cUMWQFB4Mpz69dFE/QlBXXMH+VrVUFs/FQxtaSBJs2mcrszy+TH/vpi0iGZ7YQTTIMaD95SHk614jVviu+zevxQrLR4EriM4VMgsIbKoEr9BGP1Vrz6uj8u2HKmoTx9RssjeggOgwKNumdDi2vcybxbdgwv+d8TZ7X3hT1knck63XTF7nBfbsWNgpq/X1fI1FLudxdzISuEro1M5yr05kn4BNS3sWGObKts3Wu7Abm9jp8lAFJX0=

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.