E3Computing's Docs

Writing Verilog

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog Writing Verilog
    Table of contents
    
    Verilog Coding Guidelines
    
    Wire/register/inout declarations follow this rule:
    
    Important notes
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Verilog Coding Guidelines
- Wire/register/inout declarations follow this rule:
- Important notes

🏠 Docs
🗂️ Tutorial
🛠 HW Design
ASIC
Basic

EaSyjJny3Ry2y1sItQFwlQ==;B6BZJlblI+gwpDi33QIaQQ3hq/V2YSM92TtG8P1DO6PYLG9g9PevNBBkpBFMY8Yx0WxpnwrGeBLi8nGaI8NPkTCfz8GqwOSy7KAa/8ftoKpkbnQiSwbDgeCGW7OLSHKww599u7dhCgYpVWog5zcztjeVJY3em/+8k2TvkFH0KTyjwani3FBZVpRp7/jcsMZBMg4U7A2IKxK0EKafsBQIBu/QL7/He5VWhW/HkX0R3DHweI0cCOfF21zFN5CpOwtOtATp0HMIpVtH61y149Lip/pNlWgNS56+a1GJ+IEIBLqlt+FzF7c60mkX4bevGAu8zfMPoH+aHFOGBwj2pjpz7Ym/ONfyXkzUcggoHMzkSnAwg86Jj4YfiYet0AKgy3j9otvm4GmMKPkXEnwXc1bbNiykGOq0tODdZMLvzp3mh1kiGGf6ECBrNe2sgt9bzVAqj9JjeNa7ijlENvMiA0KV7KCV+3YjPtwXgZCTMzQqlR+Uic1/ApLJOcbwl2MmuOkYKUTjYChV1/fqwCnzcIWs6yxcMJy7g1bhTEz14N+uydtrutisDsJviRRc8hkTB+Iym1jnft8lVrRD57Ewo0pV25d/GGp+nvAgpmhwx/YOlr2r71ooOULV8eLNJCjuQxDgseddKJkR3TBnUsBPU0ChFNzT/EDVYRix4sZT0yioy5l7Vw3rUkz8U7Y9/NW4qgQS1F9KL6FxE0oBXkSY3t4TJk8CqC120IuaBw7N2rKNsEQiF3y2TA79QRTJjDtrLiIWfyNaQksnhEYak7eRXHt8YwbRtJ6y6LPuDJPF+hB9mWhgo6oyHGpFEy8WRpSil5AaJajm7P+dIhzmr+eViWyW3l7XY19u55gh5x0qt6wl1uGw0VnXXYgP+phbWe9u4XoTd4S5b5mz8F3afrZrcC/64wTnJSm73k6rBXEE5elbiXAQMellonvBub6sUcy96e6O82gEjnK3lBrYlv76/p2LGb8v5E7D+uCZasKI9QtDzphYrh4MLYpZ4L5yKhACNaHMXn5YeYcrNlvRrqC4u8PwF7+DNNTfdP4ouJxjH3dYNEwGVfRLAGWhHkmvZEJwVNbnWMKBl+mEoFlHUyd/ldTBZNrhnPCJ6IDDtPLyL8jXo11e/Bqe7oLd7vqi75VGVglBkZzgrMpUbJjJ55LflHaDyhkuceRVUrJg/EwliP59YID7g2+yv9afh8XNqU7Jdtb3EoqViDHvA7Siwj0iM0c2tY6BG4QnkqcR/GE3gP4naklBP436H2Q4W5d0sSz9I9oxcscoY6YYFnDvYkNGj+XB/psI8RJnr+lGSkTty0MF5Z9wnNFSBx0OndID+ICkdUroOKRIrntaZxSX0A9HVcUuahOjjI4meTgrUpa/EBwZ3VRvF3TLHcG6jhKvuEUqS9kl7THkhLsPoB4+4qJfV2ZQSbmu30uneuCr5cSmeBZQ6WLGsmzhlnJi4ryRLJl33Y0Fsj22JgOfvLb/HCl3VZO622QnuU846MgtqFQqSc3zQJVWp14DYMYDxILR2gKw2t/W

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.