Skip to content

E3Computing's Docs

Mini Ex

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex Mini Ex
    Table of contents
    
    [Ex 1] Adjusting the timing
    
    [Ex 2] Your own design
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

[Ex 1] Adjusting the timing
[Ex 2] Your own design

🏠 Docs
🗂️ Tutorial
🛠 HW Design
ASIC
Basic

KgG4p+KG45o/icEO/nvghw==;iuGpKAl5S3nL5P7HYeV84JmkGbd8EGIr3Wd+n69Q3/OPN7H4EQNYCcYDciAFIW5UAV8d4W04KcLyPVHX8nUEpaLKSWYO3K039QmU9wOQnxN5jrZ/7coCx+UcC8udpjg8nLuyKV43DqKwj0CRrjOOC2De0WGm/Rq5ZBGf2+raLYuw26BEcbcLjRXqTXJLwgl23QEPdvFMY+8XK8WFgp2AyjNtm24kBM0GUAGKceZ5zANYz4YjNcIC8pkiFUKajy8qBm+Ey3thYrEw5ej1ZGjsA6vVTp4FXRH9M2Pzz1X1UwlHR1Mdp+GOHXB7CPhR2MpkTTqghjLfYCSIO2wn3IJBnjx14jeS/lpzKYY21iAHny4J5AuxAHeq0vFhwBhe2sSJJbwTy2Vf+4xjUYhVEp/WRFWCJFph+s8lF2pHJsKK7MI6CLWM6pG31kNCVFFLqRX+A8pgQm2ZNfYVXj1w9Z3sRt3e1V28FLm1RBbUx3qpO0blVo2WN547dAMWIXU0QYObOSnuznpQdlykVg/5Zuu2xAT/iahYcvPQYbgNDNS2ZjeElBk3J4r7tAeaw4O5uCPo97ofxQHgYusHqwvKojqaKSE7vz0DBvQqdbhbeq86keC6E+ARcELWpbYYkdv9aKJEHIyq6x3r/mDnQb2KO4x2+1L/L6ZHG9NzNKD4s1maJOtgWWzVYkprN/2bam0f5eaMKDYQy7StA4hmY0GxtTcF5yE3NV/Fn3KWgMs1L/7KvErrC7ceNa/QyG7E5dDQvBQwfUd1/7I0aHl3ZLp2BCrL3bQfIqYoL7agsxFI0nvgKk2AZmq4RBFSJ0sJbEK4GWConbQ/ysPjKEN+OdMm6IeTUx+oPAO4GZxvsLFXfCpm3TpPBGH6RTvFhBszMc3m28HI729SAJDV9lcoLBc/Z6rJnejQCDkBo12Qc365B4mnFHzuw0aRGFJyN5lWM1PcwRV9I7eBUs5IzOo+hgXc7mmWI/pzJXrxBVMsb7RpTcBy7Uu87pFCAxLbo8JsiGqpKGo4VtTASVI8H64h5l5vWRwsUKcuE6xCNtOUsYhFHsd/DuYe5La1okfDaD97EVm5N2pKgie4mvY/IgBZt0DxJ3GNpr5RfWr16qn8gXuOdUmhInU5QGQ95PD2VsSmPYfGPUGpiQ9tjAAURfldd5jM+EnIK093Z/sexkEPz45VyX/fgPsvaBW17CFcRRnggYA9NU02gvPGWwk/WpbaSNV+Cl4jFUmyziLnpLmzSvgey3aFgBOyPlfcqH4sDNcz7bxTEc8zBdIh1yJtAL9kAGYXznEbm5gCE9Oo3YbfYd6Eo93CN5mjNSpnv6YyOCuNlSXI8oLK3Zeqkanvuxzfz1y2ORyTFm+7vvbh40q1O9QQlPWkEGZDhRs9GR44r6MhP7zT7Bz4/KSEfCM8nLiyTvrEx/fkXo5LgsGEarZHh1fUCzeyGABAHtlg3J+ZyPQN00aovbau2uU9BCwxbpG8TWeVBjDIwrctRcZ3W9BHvTSJ5yhTg3IhcpdQCDhVZTN4+LxikZjyeJ/DhLpEjsv+fTXcrwLnhw==

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.

Copyright © 2016 - klab. All rights reserved unless otherwise stated. This website is built using MkDocs, with content updates automated via Cron and GitHub Actions.