Skip to content

E3Computing's Docs

Intro

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro Intro
    Table of contents
    
    Coding Guidelines (Verilog HDL)
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Coding Guidelines (Verilog HDL)

🏠 Docs
🗂️ Tutorial
🛠 HW Design
Verilog/SystemVerilog/VHDL tutorial

k9S2+W2GPfoxpqu9MGN+2A==;97zAx7si3Tr77PYX/8ABpBPyIOnN+8rGdI7w70ykoBDm2rq9F1UaxYmzuTAW3iOH/kP7QUENJ45rz2Pc7Dl5wwGLSopv+ZXXap/TzWIqHNVZT4XLXZpA2xwS7Gv/LaSlmpvUdJA8sBYwYJ7MUsDQ3NepxBQheoTD4eirDBWVR+kdLZsttq7/ipMD9BfjK4YeR0QkA3OAb1ojTtWXa63kHgtlPzkFBarvDZ2Nz+wQ26QyKdJ8U9pkUZiKRMpmsg56CGgkdbjE2JUjnx6fn9OoYFBOA+0IGxdGDc9gUrn8NerKHfrtVl54wfJIr2rgvfHZjlLu0Ukjcv51Quv6SpsES3EbhIr1vWQbCZnxThBfBh/u+kzqgsWyLmSAtsLWIdN0e/QhUxjWpXx8kvoPYSKPrdEAsp/U1h5eU7PjV9g7fiWAvxLoM8CQCI9nRPneFo1yFlI2r5iGRmptmTEkxK1Pg7dnpmLe9PSWA3NAFtxpGdV5xlfINRccEF4oOTrxb3e5wZnkjjHcW37pasS4TUrEs9t868VhbXWp02EsBpjmFCtEYt7tu+dgAGt09CJMnkotL45IEelcy18IBewoAWc0YPlgnjDuvdDhX82Ol1wEBjrNPEHFKft+iuYI11PzPKArOHqXDa9V++HE2NJWivIUif736YQB9M9CXsl12e3hBrjfB2rKkrjjYZQXVHmAcOUEFTLLn7F7g096ZR7ELP/zjBUKbjVXNXG4rUB2Irykak25l62730p2mniZpBcmXqLuwAoGSqRRO2r2IZHoOzRMC5taUIPmMLzTTcxURKpgo7m9QroMp6oavjeqB6jUcjNFTH2art4E0gTcLtAwAWZiDAKqnpKED2Ud0B9mqlm+saoEk4gWUDjcfWkTKbhPl/+rLO5UEEYN7llA2RGQ3YfUVYPWkyEkp+0JBhNh39silkE=

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.

Copyright © 2016 - klab. All rights reserved unless otherwise stated. This website is built using MkDocs, with content updates automated via Cron and GitHub Actions.