Skip to content

E3Computing's Docs

Intro

👾 E3Computing HP
🏠 Docs
ℹ️ Information
ℹ️ Information
- 🌐 About this website
- 🔰 Guidance for new student (AY 2026)
- 🔰 Checklist for new student orientation meeting
  🔰 Checklist for new student orientation meeting
- 🚂 Training for new members
  🚂 Training for new members
- 🔬 Server/Page Info
  🔬 Server/Page Info
- 📑 Paper submission
  📑 Paper submission
- 🎓 Graduation Thesis
  🎓 Graduation Thesis
  - Preparation
  - After the presentation
👨‍🏫 Invited Talks
👨‍🏫 Invited Talks
📅 Meetings
📅 Meetings
🗂️ Tutorial
🗂️ Tutorial
- List of tutorials
- 🛠 HW Design
  🛠 HW Design
  - Verilog/SystemVerilog/VHDL tutorial
    Verilog/SystemVerilog/VHDL tutorial
    
    Intro Intro
    Table of contents
    
    Coding Guidelines (Verilog HDL)
    
    Combinational Logic
    
    Sequential Logic
    
    Reset and Clock
    
    Naming
    
    RTL template
    
    Testbench template
    
    Useful website
    Useful website
    
    Asic-world
    
    Stitt-hub
    
    RTL-Training Repo
  - Simulate with Modelsim
    Simulate with Modelsim
    
    Introduction
    
    Clone the project
    
    Source the env variables
    
    Write your Verilog code
    
    Open Modelsim
    
    Use command line
    
    Code Coverage
    
    Write a script
    
    Learn More!
  - ASIC
    ASIC
    
    Basic
    Basic
    
    Getting started
    
    Writing Verilog
    
    RTL Simulation
    
    Synthesis (Synopsys DC)
    
    Place and Route
    
    Mini Ex
    
    Advanced
    Advanced
    
    Getting started
    
    Explore the library
    
    Post-synthesis simulation
    
    Post-synthesis simulation with timing
    
    Post-place-and-route sim
    
    Macro
    
    Through-Silicon-Via (TSV)
    
    OpenRAM
    
    Power estimation
    
    Clock-gating
    
    Temperature simulation
    
    Design: 🕸️ Network-on-Chip
    Design: 🕸️ Network-on-Chip
    
    Getting started
    
    Simulation
    
    SNN Simulation
    
    Synthesis
    
    Post-synthesis Simulation
    
    Place and Route
    
    Power estimation
    
    Sample projects
  - FPGA
    FPGA
    
    Basic
    Basic
    
    0. Installation
    
    Standalone RTL design
    Standalone RTL design
    
    1. Create a project
    
    2. Run the project on FPGA
    
    3. Understand the reports
    
    Simple SoC
    Simple SoC
    
    1. Create a project
    
    2. Port to SDK
    
    3. Run the program in the FPGA
    
    Custom IP
    Custom IP
    
    Introduction + Materials
    
    General Instruction
    
    Lab-1
    
    Lab-2
    
    Lab-3
    
    Lab-4
    
    Lab-5
    
    Sample Projects
    Sample Projects
    
    SNN on Basys 3
    
    SNN on Arty 7
    
    LIF neuron on MicroZed
- 🤖 Machine Learning
  🤖 Machine Learning
  - Getting started
  - General Machine Learning
    General Machine Learning
    
    Getting started
    
    Installation
    
    Dataset
    
    Notable techniques and Recommendation
  - Artificial Neural Network
  - Spiking Neural Network
    Spiking Neural Network
    
    Introduction
    
    Neurons
    
    Neurons
    
    Neuron
    
    Izhikevich
    
    SNNTorch
    SNNTorch
    
    Official tutorial
    
    Bindsnet
    Bindsnet
    
    STDP learning
    
    Spiking Jelly
    Spiking Jelly
    
    1.1 Time-step
    
    1.2 Using neuron
    
    1.3 Input size and net reset
    
    3.1 Revisit LIF neuron
    
    3.2 Revisit LIF neuron part 2
    
    3.3 Design your neuron
- Accessing servers
  Accessing servers
- 🎯 Optimization
  🎯 Optimization
  - Getting started
  - Single Objective
    Single Objective
    
    0-1 Knapsack
  - Multiple Objectives
    Multiple Objectives
    
    0-1 Knapsack
    
    MOO minicourse
- Makefile
  Makefile
- Git
  Git
  - Intro
  - Basic
  - Advanced
  - Branch
- Markdown
  Markdown
  - Intro
  - Basic
  - Advanced
♾️ Member
🎗️ Management
🎗️ Management
- 🔒 Password Protected
- 🖥️ Devices
- 🪑 Desk
- 📚 Books
- 🌐 Website
- 🖥 Server: how-to
- ⚗️ Materials
  ⚗️ Materials
- 🈸 University Docs
  🈸 University Docs
⚔️ Activities
⚔️ Activities
- Awards
- Contests
  Contests
  - All Contests
  - IEEE CAS Society Design Contest
    
    IEEE CAS Society Design Contest
  - LSI Contest
    
    LSI Contest
🌐 Links
🌐 Links
- 📝 The Thinking Circuit
- 🚧 Project
  🚧 Project
- 🌐 Useful link
- ↗️ Github
- ▶️ YouTube
📩 Contact

Table of contents

Coding Guidelines (Verilog HDL)

🏠 Docs
🗂️ Tutorial
🛠 HW Design
Verilog/SystemVerilog/VHDL tutorial

32pmDMPhPRJKWVtaRKcWIQ==;5YR0f9suFNJA5kPp+vDWUt73PVWn4NPHO9u1HrGP20KIvCCBRm5Xcn5jhuMyz53uVMIrAmftGyFp9CtypRgQvfdRLnisEuUKPOmvz2GHgTJgMSVexTi0Ky03GdHK4gLKUdxFvN4nSwV74LFI1rrBDWBjTlBAqfSeO/H/S506DrHCYQTeUi2gSwLAAR+Li5J3+FHjC8FCGFvxhkModMNpxKhg5kaZ9NTWj/JqUhY7HAMKvk8qM27PFiQ9lxcnXprjCxN8mNzytBVXK/4qjB4ZTr0lXzjcIyJpet6DZJIKsAw3hpSPd+jCoSpgDs5k1PBG6QjHdwpSV6rdjAeREpb12kIxCnSpooxklWXiXNSV5G3Edz9nawc0vKzAzKI1/87n+hN2TmSEZanqURsRUVuzBi3DixpWIg7EaiV11rlVo7609TvX7ubmTKAKTAo9ppK1rNN44h04jlY6/mSRPFDIrAnDx/+EJiQx1ou8QelkP3gvlcDFbcnUjBwxIWFbk7jqdYODLrHwoB8N4wPojK5KKJa5l5ZvNA6qiCY/GDxY2sjQO6zfELV8fucp8HAGawW7tu3l1/YTMmSPYWSWJffbo9+jWxhnmhSwKrC62hLNmDnRBShhtN8+TVUNd1mXah2JwstKIZifZ8on4QcYuMZssIb++xExRLsz/HuKkWBrvvYWBcQN1e2WCH/GOo32VPvsAt2E3cfhMEaSHrcNrhDllHmuIKX9Q7TZtn1LMjhKe4wpZig+Ad+jP8UoXQe4vsDVBbyc0NrII3dbZPD0W0SdfDQzrSjgjZFvNDLxs8tru9x65EMmE+EAZTD+WyRqtKXvpn3Ry2Ey4BvKrayUQwI/Id0wUXgYkboQnWf7kOHCFup4xMf4GNyQfCuBskSwFm0qHWOdiTm9W4XKvu6Mww2oBlrFcK9bNwO1jL1p9n3uSXk=

㊙️ This website is password-protected and accessible to authorized members only.

Contact your administrator for access to this page.

Copyright © 2016 - klab. All rights reserved unless otherwise stated. This website is built using MkDocs, with content updates automated via Cron and GitHub Actions.